, >>>

ChipNews

2003: 
1, 2, 3, 4, 5, 6, 7, 8, 9, 10
2002: 
1, 5, 6, 7, 8, 9
2001: 
1, 2, 3, 4, 5, 6, 7, 8, 9, 10
2000: 
1, 2, 3, 4, 5, 6, 7, 8, 9, 10
1999: 
1, 2, 3, 4, 5, 6, 7, 8, 9, 10

ChipNews

Новости строительства

827:

827 0688759652

:

- . , , " " " ", .

2963-2 (RUS) . :

2963-2

II ... 372:

!

.

. , .

(), , , () , (), , . .

(, - DPLL) () Altera. Verilog , , Xilinx, Actel Lattice.

("Chip News", 9, 2002, . 16) - , . , , ݸ. .

ISDN-BRI S, ITU-T I.430. , ( , - ) [1]. ITU-T G.961 (. 1) - AMI. , , , . , , , ɸ, I.430 . , , , , , " " . "" 40 , 10 . , , ĸ ɸ .

1.

    .

, , , , , , , "" . , 240 , . 5,2 , 192 . , , , ޸, , - , , .

, , - , , , , ĸ LVTTL LVCMOS. c θ - , () , AMI. , , . 2. "" , "" , , . , , , 1, MP1 LVTTL, . , Ÿ , .

2. AMI

      AMI .

. 3 - , . ACEX EP1K50TC144 .

3. -

-    .

, F1 = 192 . , , F1 . , "MAXPlus+II Baseline" . 18432 , 96 . () , 48. 2.

2 . , , L 96, , , . :

TC = 2/18432 = 1,0910-7 .

, :

B0 = 2/TC(L²1) = 2(/1,0910-7(48²1)) ~ 8

4% F1 = 192 , I.430(8.1.2) [3].

N = 8 f0 = 192 :

8.2.2 [3], 7%, , .

( - HDL) , Altera. Verilog HDL, , θ . , ̸ . " 0", " ", " ", " ", " - ". www.evm90.com/dpll/dpll.zip.

. [2], , , , , , , . , N- 8 M- 32. ݸ (MainClock). , ĸ , ̸ . , , Positive Negative, . ޸, 2 . "" "" , . ޸

f0 = 18432 /248 = 192

, , . 4.

4. ,

 ,      .

, , ITU-T I.430, . (, "") , "" (. 5). , , (. 6). .

5. 6.
 ,      .  ,      .

  1. . 2. .. . .: , 1998. 44 .
  2. . 2- ., . . .. , .. , .. .; . .. . .: , 1989. 320 .
  3. Basic User-Network Interface Layer 1 Specification. ITU-T Recommendation I.430 - ITU, 1996. P. 3345.





EdwardQuoro ...

! . .
https://seoworking.ru/-----_b4c410dfc.html> $500 . youtube


@@-=

21/03/2021 02:08:05



. :
 :
: :
<b> </b>
<i></i>
<a href="http://site.ru"> </a>